

Selective Harmonic Elimination of Three Phase Bidirectional AC Buck Converter for Power Quality Improvement

Venkatesha.K.¹, Vidya H.A.² and Vijay Kumar G.³

¹BNM Institute of Technology/Dept. of Electrical & Electronics Engineering, Bangalore, India
Email: kvenkat_eshwar@yahoo.co.in

²BNM Institute of Technology/Dept. of Electrical & Electronics Engineering, Bangalore, India
Email: vidyakrishna_ag@yahoo.co.in

³BNM Institute of Technology/Dept. of Electrical & Electronics Engineering, Bangalore, India
Email: vijaykumarg171@gmail.com

Abstract— A novel three phase bidirectional AC buck converter circuit using power MOSFET is analyzed for input power factor, harmonic profile and efficiency of the converter for power quality improvement. The equal PWM (EPWM) technique is used to increase number of pulses per half cycle (P) in order to vary these parameters. The rms value of the fundamental component of the output voltage can be increased by varying the duty ratio (K) of the pulses. It is observed from the simulation results obtained using MATLAB/simulink that the proposed scheme using EPWM technique significantly reduces low order harmonics, eliminates certain harmonics for certain values of P, improves input power factor and hence significantly reduces the filter size of the converter.

Index Terms— Three phase AC chopper, AC snubbers, Harmonic Profile, Equal PWM, Power quality.

I. INTRODUCTION

Industrial loads such as heaters, illumination control, furnaces, AC motor speed control and also theatre dimmers uses AC voltage controllers. Such voltage regulators, however, have slow response, poor input power factor and high magnitude of low order harmonic at both input and output sides. These converters need large input-output filters to reduce low order harmonics in the line current. These drawbacks have been overcome by designing various topologies of AC chopper [1-7]. In most standard AC choppers, the commutation causes high voltage spikes and an alternative current path has to be provided when current paths are changed. This alternative current path is implemented using additional bidirectional switches. Such topologies are difficult and expensive to realize and the voltage stress of the switch is also high, resulting in reduced reliability.

Fig.1 shows the block diagram of three phase AC buck chopper with control circuit to generate pulses to power MOSFET embedded four quadrant switches operating in high frequency chopping mode. In this paper, a novel bidirectional three phase AC buck converter is proposed and analysed for R load using EPWM technique where number of pulses per half cycle (P) is increased in order to change the harmonic profile of the output voltage and input source current. The power circuit is made up of a PWM buck chopper which

uses three sets of four quadrant bidirectional switches with AC snubbers for each phase. The AC voltage chopper is controlled using EPWM pattern which is efficient and simple to implement.




Fig. 1. Block Diagram of the proposed three phase buck AC Chopper

The control circuit comprises of saw tooth pulse generator of desired frequency which is compared with the variable DC voltage V_{control} to generate switching pulses. The ZCD pulses are obtained by stepping down the three phase voltage and then passed through the zero crossing detectors. The PWM pulses and ZCD pulses are given to the six switches through logic circuit. The output voltage can be continuously varied by varying duty ratio (K) of the pulses. The technique continues to evoke interest with respect to variation of P and K [8]. The chopped output line voltage waveform is analysed for harmonic content for various values of P & K [9-10]. This technique can be adopted for the selective harmonic elimination and reduction at the high frequency chopping mode facilitating easy filtration at lower cost.

II. DESCRIPTION OF THREE PHASE BUCK AC CONVERTER

Fig. 2 shows the three phase buck AC chopper with AC snubbers derived from the dc buck chopper, where the normal unidirectional switches are replaced with four quadrant bidirectional switches for each phase. The switches need series diodes to provide reverse blocking capability required in these converters. The important feature of the power MOSFETs that simplifies the gate drive circuit is its high input impedance. The switching speed of these switches is higher than IGBTs. They can withstand the simultaneous application of high current and high voltage (for a short duration) without undergoing destructive failure due to second breakdown. They can be easily paralleled as their forward voltage drop increases with increasing temperature. The control of the switches is based on the equal PWM technique. In practical realizations of the converter, stray inductances increase the voltage stress of the bidirectional switches and may destroy the switches. This situation requires the converter using AC snubber comprising RC combination (R_s and C_s) for each four quadrant switch of the three phases. The switching frequency of the switches is varied from 3.6 KHz (P=36) to 5.4 KHz (P=54) in order to observe the harmonic profile, input power factor and efficiency of the converter. The line voltage of 415 V with phase sequence ABC has been considered for evolving the switching states of the switches and simulating the converter.

III. GENERATION OF GATE CONTROL SIGNAL

Fig. 3 shows the block diagram of the control circuit. This circuit generates the PWM pattern gate control signals for six switches as that of the waveforms shown in the Fig. 7. The switching frequency is related to P and supply frequency f as

$$F_{\text{sw}} = 2Pf \quad (1)$$




Fig.2 Three phase buck ac choppers using bidirectional switches and ac snubbers




Fig. 3 Block Diagram of the control circuit to generate switching pulses

The EPWM pulses to be given to MOSFET switches are generated by comparing Ramp with control voltage V_{control} . The value of P can be selected by varying the frequency of the RAMP carrier wave. The value of P is set for various carrier frequencies like 3.6 KHz, 4.2 KHz, 4.8 KHz and 5.4 KHz to obtain the corresponding switching pulses. The value of the duty ratio K for every switching frequency can be varied by varying the control voltage V_{control} . The value of K is varied from 0.4 to 0.9 in order to vary the rms value of the fundamental component of the output voltage. The values of both P and K are varied in order to analyze the parameters like input power factor, Harmonic profile and efficiency of the converter.

IV. SIMULATION OF THE THREE PHASE BUCK AC CHOPPER

The Harmonic profile, input power factor and efficiency of the converter are investigated using MATLAB/simulink three phase buck AC chopper simulation model as shown in Fig. 4. The system characteristics are line voltage $V_L = 415$ V, semiconductor element MOSFET IRFPE40, snubber elements $R_s = 1.2K\Omega$ & $C_s = 0.01\mu F$, load parameters are $R_o = 529\Omega$ per phase. The Switching frequency is varied from 3.6 KHz to 5.4 KHz and corresponding P is varied from 36 to 54 which is related as given in (2).

$$M = \frac{F_s}{2F} \quad (2)$$

Where F_s is the switching frequency and F is the supply frequency in Hz.

The simulation results include the input power P_s , the rms value V_{rms} of supply voltage V_s and I_{rms} of the source current I_s . Hence, the PF is calculated using the general definition as given in (3).

$$PF = \frac{P_s}{S} = \frac{P_s}{V_{rms} I_{rms}} \quad (3)$$

$$= \frac{\frac{1}{T} \int_0^T v_s(t) i_s(t) dt}{\sqrt{\frac{1}{T} \int_0^T v_s^2(t) dt} \sqrt{\frac{1}{T} \int_0^T i_s^2(t) dt}}$$

Fig. 4 shows the simulation model to satisfy (3) in order to calculate the input power factor. The efficiency can also be calculated as

$$\eta = \frac{P_o}{P_s} = \frac{\frac{1}{T} \int_0^T v_o(t) i_o(t) dt}{\frac{1}{T} \int_0^T v_s(t) i_s(t) dt} \quad (4)$$




Fig. 4 Simulation model for PF calculation

The efficiency calculation as per equation (4) is modeled as one of sub model. The control circuit model compares saw tooth voltage with dc voltage to generate PWM pulses that are multiplied with three phase ZCD pulses ZCD_a , ZCD_b and ZCD_c to generate switching pulses for four quadrant switches of the converter. Fig. 5 depicts the simulation model of three phase AC buck chopper having three sets of four quadrant switches with AC snubbers for each phase. The input side parameters like phase voltages, line currents are sensed to calculate input side rms values, input power factor and input power using sub models. Similarly output side parameters like output phase voltage and currents are sensed to calculate their rms values, output power and power factor that are load dependent by using sub models. Using all these parameters, the efficiency of the converter can be calculated as per equation (4) using sub models and displayed using numeric displays. Three phase AC voltage converter is capable of operation with inductive loads, however, the simulation is done for resistive load since harmonic currents are the worst in this case than that of RL loads.

The control circuit as shown in Fig. 6 consists of three ZCDs for each phase to convert the step down voltage of three phases to ZCD pulses. These ZCDs are basically relational operator that does the operation of

OPAMP circuits. The saw tooth carrier wave of amplitude 10V is compared with the DC control voltage that can be varied from 0 to 10V in order to adjust the duty ratio of the switching pulses from 0 to 1. The value of the variable P is varied by changing the frequency of the carrier saw tooth voltage waveform. The ZCD pulses ZCD_a , ZCD_b and ZCD_c are directly given to the switches M_1 , M_3 and M_5 respectively. The inverted ZCD pulses of ZCD_a , ZCD_b and ZCD_c are ANDed with PWM pulses in order to give pulses to switches M_2 , M_4 and M_6 respectively as shown in Fig. 7.




Fig.5 Three phase AC buck chopper simulation model

V. SIMULATION RESULTS

The waveforms of the three phase output line voltages are shown in Fig.8. The peak value of the output line voltage is 587V i.e. $\sqrt{2}$ times the rms value (415V) of the source line voltage. The line voltages have 36 pulses per half cycle corresponding to the gate pulses shown in Fig. 7. The output phase voltages are shown in Fig. 9. The peak value of the phase voltage is 338.9V i.e. $1/\sqrt{3}$ times the peak value of the line voltage. It is observed that the chopped phase voltage has also 36 pulses per half cycle as that of line voltage waveforms. It is clear from the waveforms that the three phase voltages as well as the three line voltages are mutually displaced by 120° .

Table I shows the variation of P & K and the corresponding converter parameters that include input power factor, total harmonic distortion of the source current and efficiency of the converter. It is observed from the table that with the increase in P from 36 to 54, the input power factor increases at the fixed duty ratio in each case. For instance, the input power factor is 0.5717 at $P=36$ and $K=0.5$. The input power factor has risen to 0.5805 at $P=54$ and $K=0.5$. The harmonic order up to 100th order is considered for harmonic analysis in the simulation of the converter. The THD value of source current at $K=0.5$ is 84.66%, 83.86%, 83.38% and 1.93% corresponding to increasing values of $P=36, 42, 48$ and 54 respectively. The efficiency of the converter is increasing with the increase in the value of K from 0.4 to 0.9 at fixed frequencies.




Fig.6 Simulation model of control circuit to generate switching pulses for MOSFET switches




Fig.7 PWM pattern gate control signals for MOSFET switches

It is observed that with the increase in the value of P , there is small reduction in the efficiency at the fixed value of K due to more switching losses.

The harmonic components present in the source current are dependent on P as $nP \pm 1$. Where n is an even number. For instance, if $P=36$, then the order of the harmonic present are $2P \pm 1$, $4P \pm 1$ etc. In this way selective harmonic elimination can be done by selecting the proper value of P .




Fig. 8 Waveforms of the output line voltages for $P=36$ and $K=0.5$




Fig. 9 Waveforms of the output phase voltages for $P=36$ and $K=0.5$

TABLE I. VARIATION OF P & K AND THE CORRESPONDING CONVERTER PARAMETERS

No. of pulses per half cycle (P)	Duty Cycle (K)	Output Voltage (Vab) volts	Output Current (Iao) Amps	Input Power Factor	Harmonic Components in %ge	THD (Is) in %ge	% η
36	0.4	260.7	0.2845	0.4972	Is71=70.93%, Is73=70.89%	100.32	94.84
	0.5	291.6	0.3182	0.5717	Is71=59.86%, Is73=59.82%	84.66	96
	0.6	319.5	0.3487	0.6486	Is71=47.42%, Is73=47.39%	67.07	96.8
	0.7	345.1	0.3767	0.73	Is71=34.42%, Is73=34.41%	48.62	97.39
	0.8	369	0.4028	0.8173	Is71=21.67%, Is73=21.58%	30.64	97.89
	0.9	391.4	0.4272	0.9099	Is71=9.96%, Is73=9.93%	14.08	98.46
42	0.4	260.6	0.2845	0.5003	Is83=70.41%, Is85=70.39%	99.59	94.41
	0.5	291.5	0.3182	0.5748	Is83=59.29%, Is85=70.89%	83.86	95.65
	0.6	319.4	0.3486	0.6518	Is83=47.06%, Is85=47.01%	66.56	96.5
	0.7	345.1	0.3766	0.733	Is83=34.17%, Is85=34.08%	48.32	97.15
	0.8	368.9	0.4027	0.8199	Is83=21.52%, Is85=21.49%	30.43	97.72
	0.9	391.3	0.4271	0.9111	Is83=9.93%, Is85=9.89%	14.04	98.39
48	0.4	260.4	0.2843	0.5031	Is95=69.83%, Is97=69.80%	98.77	93.98
	0.5	291.4	0.318	0.5777	Is95=58.95%, Is97=58.91%	83.38	95.3
	0.6	319.3	0.3485	0.6547	Is95=46.70%, Is97=46.65%	66.05	96.22
	0.7	345	0.3765	0.7359	Is95=33.91%, Is97=33.85%	57.96	96.93
	0.8	368.8	0.4026	0.8221	Is95=21.38%, Is97=21.31%	30.23	97.58
	0.9	391.2	0.427	0.912	Is95=9.91%, Is97=9.85%	14.01	98.33
54	0.4	260.3	0.2842	0.5059	All the Harmonic components up to 100 th order all less than 2%	2.65	93.58
	0.5	291.3	0.3179	0.5805		1.93	94.97
	0.6	319.2	0.3484	0.6576		1.61	95.95
	0.7	344.9	0.3764	0.7385		1.36	96.73
	0.8	368.8	0.4025	0.8241		0.95	97.45
	0.9	391.1	0.4269	0.9127		0.61	98.27




Fig. 10 FFT analysis of source current for P=36 and K=0.5




Fig. 11 FFT analysis of source current for P=54 and K=0.5

The FFT of the source current for P=36 and 54 at K=0.5 are shown in Fig. 10 and 11 respectively. The EPWM technique thus be employed selecting the P and K values for harmonic reduction and selective elimination, particularly those of the lower order that will facilitate design of the economical and smaller sized filters.

The main advantage of choosing higher switching frequency is that the filter component size will be reduced that facilitates compact and economical power electronic system and also the fundamental component can be completely transferred to the output load. It is observed from the table I that by increasing the parameter P from 36 to 54, the input power factor of the converter can be increased and THD of source current can be reduced with the variation of K from 0.4 to 0.9. The simulation of the three phase AC buck converter is analyzed without any filter element at both input side and output side of the converter. It is observed that, the power quality can be improved with higher switching frequency with inclusion of small filter component both at input and output side of the converter circuit for best performance.

VI. CONCLUSION

A three phase bidirectional AC buck converter circuit using power MOSFET operating in high frequency chopping mode is simulated and analysed for parameters that includes input power factor, harmonic profile and efficiency of the converter fed to the R load. The EPWM technique is a method where number of pulses per half cycle (P) is increased in order to improve the input power factor and harmonic profile. It is observed from the simulation results that the proposed scheme using EPWM technique improves input power factor, reduces low order harmonics, eliminates certain harmonics for certain values of P and hence significantly reduces the filter size of the converter that facilitates compact and economical power electronic converter system.

ACKNOWLEDGMENT

The authors acknowledge the financial support of the Visvesvaraya Technological University, Belgaum sanctioned under VTU research grants. The authors wish to thank BNM Institute of Technology, Bangalore & its R&D centre in Electrical & Electronics Department for providing lab facility in simulating and analyzing harmonic profile, input power factor and efficiency of the proposed three phase bidirectional Buck AC converter in MATLAB/simulink for power quality improvement.

REFERENCES

- [1] HAMED, S.A., "Steady-state modeling, analysis, and performance of transistor-controlled ac power conditioning systems", IEEE, Trans. Power Electron, Vol.5, pp.305-313, 1990.
- [2] ADDOWEESH K.E., and MOHAMADEIN A.L., "Microprocessor based harmonic elimination in chopper type ac voltage regulators", IEEE Trans. Power Electron., Vol.5, pp. 191-200, 1990.

- [3] BARBI I., FAGUNDES J.C. and KASSICK E.V., "A compact ac/ ac voltage regulator based on an ac/ac high frequency flyback converter", IEEE Power Electron. Spec. Conf. Rec., pp.846-852, 1991.
- [4] HOFMEESTER N.H.M., VAN DEN BOSCH P.P.J. and KLAASSENS J.B., "Modeling and control of an ac/ac boost buck converter". Proceedings of European conference on Power electronics and applications, EPE'93, Vol. 7, pp. 85-89, 1993.
- [5] SRINIVASAN S. and VENKATARAMANAN G., "Comparative Evaluation of PWM AC-AC converters", IEEE Power Electron. Spec. Conf. Rec., pp. 529-535, 1995.
- [6] KWON B.H., MIN B.D. and KIM J.H., "Novel topologies for AC choppers", IEEE proc., Electr. Power Appl., Vol.4, pp. 366-368, 1996.
- [7] BHAVARAJU V.B. and ENJETI P., "A fast active power filter to correct line voltage sags", IEEE Trans. Ind. Electron., 41,(3), pp. 333-338, 1994.
- [8] G.M. HASHEM and M.K. DARWISH, "Generalized symmetrical angle PWM technique for ac voltage controller", In proc. IEEE, UPEC'04, pp 898-901, 2004.
- [9] Venkatesha K, Vidya H.A., "Selective harmonic elimination in a single phase AC-AC converter with four quadrant switch realizations" at National Conference on Energy Systems and Energy Issues-ESEI-2011, ESEI-E15, BMSCE, Bangalore, during 18-19, Feb, 2011.
- [10] Venkatesha K, Vidya H.A, Priyashree S, Vijay Kumar G., "Closed loop single phase bidirectional AC to AC buck boost converter for power quality improvement", in International Journal of Engineering Research and Development e-ISSN: 2278-067X, p-ISSN: 2278-800X, www.ijerd.com Volume 7, Issue 11, PP. 35-42. July, 2013

BIOGRAPHY



Venkatesha.K received his B.E. degree in Electrical and Electronics Engineering and the M.E. in Power electronics from Bangalore University, Bangalore in 1997 and 2005 respectively. He has secured First rank in M.E from Bangalore University. From 2000 to 2004, he was a Lecturer with the Golden Valley College of engineering, Kolar Gold Fields. He is currently working as an Associate Professor in BNM institute of Technology, Bangalore. He is pursuing PhD in BNMIT R&D centre under Visvesvaraya Technological University, Belgaum. His research interests are in the areas of Power Electronics and Power Quality.



Vidya .H.A received her B.E. degree in Electrical and Electronics Engineering from Mysore University, Mysore and the M.Tech. in Computer Application in Industrial Drives from Visvesvaraya Technological University, Belgaum in 1996 and 2001 respectively. She has secured First rank in M.Tech from Visvesvaraya Technological University. She has completed her PhD in electrical sciences in 2008 from M.S. Ramaiah R&D centre under VTU. From 1997 to 2003, she was a Lecturer in KVG College of Engineering, Sullia. Currently she is heading the Department of Electrical & Electronics Engineering, BNM institute of technology, Bangalore. Her research interests are in the areas of Signal Processing, High Voltage and Power Quality.



Vijay Kumar.G received his B.E. degree in Electrical and Electronics Engineering from Visvesvaraya Technological University, Belgaum in 2012. He is presently working as a Research Assistant for R&D centre, Department of Electrical & Electronics Engineering, BNM Institute of Technology, Bangalore. His research interests are in the areas of High Voltage, Power Electronics and Power Quality.